

BIG	0	LITTLE
	1	BIG
TMODE	0	Normal mode
	1	Chip test mode
PHY_CLKSEL	0	PLL output clock
	1	External Master Clock
PHY_FREQ	0	20MHz
	1	25MHz
CLKSEL	0	PLL output clock
	1	External Master Clock
USB_CLKSEL	0	PLL output clock
	1	External Master Clock




CLK_MOD0	CLK_MOD1	
0	0	nFAST
0	1	Sync
1	0	Sync
1	1	Async

BOSIZE0	BOSIZE1	
0	0	RESERVED
0	1	Half word
1	0	Byte
1	1	Word

Engineer:	SAMSUNG ELETRONICS		
Drawn by:	PRINTER DEV NETWORK		
R&D CHK:	TITLE: PCI_NPC		
DOC CTRL CHK:	S3C2510 - 1		
MFG ENGR CHK:	Size: A3		



Changed by: jalee10	Date Changed: Wednesday, May 18, 2005	Time Changed: 11:19:46 am	QA CHK:	REV: V1.3	Drawing Number:	2	Page:
---------------------	---------------------------------------	---------------------------	---------	-----------	-----------------	---	-------





Engineer:	SAMSUNG ELETCHRONICS		
Drawn by:	PRINTER DEV		
R&D CHK:	TITLE: <b>PCLNPC</b>		Size: A3
DOC CTRL CHK:	FLASH ROM & SDRAM		
MFG ENGR CHK:			
QA CHK:	REV: V1.3	Drawing Number:	Page: 4

Changed by: jlee10	Date Changed: Wednesday, May 18, 2005	Time Changed: 11:17:55 am
--------------------	---------------------------------------	---------------------------



Engineer:	SAMSUN ELECTRONICS		
Drawn by:	PRINTER DEV NETWORK		
R&D CHK:	TITLE:	PCI_NPC	Size: A3
DWG CTRL CHK:	POWER &CLOCK & RESET		
MFG ENGR CHK:			
QA CHK:	REV: V1.3	Drawing Number:	5 Page:

Changed by: jlee10	Date Changed: Wednesday, May 18, 2005	Time Changed: 11:18:19 am
--------------------	---------------------------------------	---------------------------

